#### Memory Design

# 張孟洲 國立彰化師範大學電子系教授

# Outline

### Memory Classification

- Memory cells
  - Static memory cell
  - Dynamic memory cell
  - ROM cells
- Address decoders

#### **Classification of Memories**

RWMemory		NVRWM	ROM
Random Access	Non-Random Access	EPROM EEPROM	Mask Programmed
SRAM (Static) DRAM (Dynamic)	FIFO (Queue) LIFO (Stack) SR (Shift Register) CAM (Content Addressable)	FLASH	PROM (Fuse Programmed)

# Memory Design (cont.)

- Static vs. dynamic RAM
  - Dynamic needs refreshing
    - o Refreshing: read, then write back to restore charge
    - o Either periodically or after each read
- Static (SRAM)
  - Data stored as long as supply voltage is applied
  - Large (6 transistors/cell)
  - Fast
- Dynamic (DRAM)
  - Periodic refresh required
  - Small (1-3 transistors/cell)
  - Slower
  - Special fabrication process

### Memory Architecture: the Big Picture

- Address: which one of the M words to access
- Data: the N bits of the word are read/written





### Memory Access Timing: the Big Picture

- Timing:
  - Send address on the address lines, wait for the word line to become stable
  - Read/write data on the data lines



# Outline



# Memory Cell: Static RAM (8 transistors)

- 8-transistor cell
  - Bit\_i is the data bus
  - Sj is the word line
  - Bit' used to reduce delay
- Bus drivers
  - Sense Amplifier (inverter with high gain) used for fast switching
  - Make sure inverters in cell are weaker than the combination of "write buffer" and pass transistor

![](_page_7_Figure_8.jpeg)

[©Hauck]

# Memory Cell: Static RAM (6 transistors)

- 6-transistor cell
   Must adjust inverters for input coming through n-type pass gate
- Bus drivers
  - Must adjust senseAmp for input coming through n-type pass gate
  - Harder to drive 1 than 0 through write buffer (high resistance via n-transistor)
  - One side is sending 0 anyway (bit or bit') → written correctly

![](_page_8_Figure_6.jpeg)

[©Hauck]

### 6-Transistor SRAM Cell: Layout

- WL is word line (select line Sj)
- BL is bit line (bit<sub>i</sub>)

![](_page_9_Figure_3.jpeg)

![](_page_9_Figure_4.jpeg)

[Rab96] p.578 [©Prentice Hall]

### 6-Transistor Memory Array

- 8 words deep RAM,
  2 bits wide words
- To write to word j:
  - Set S<sub>j</sub>=1, all other S lines to 0
  - Send data on the global bit<sub>0</sub>, bit<sub>0</sub>', bit<sub>1</sub>, bit<sub>1</sub>'

![](_page_10_Figure_5.jpeg)

- To read word k:
  - Set S<sub>k</sub>=1, all other S lines to 0
  - Sense data on bit<sub>0</sub> and bit<sub>1</sub>.

# Outline

- Memory interface
- Memory cells
  - Static memory cell
  - Dynamic memory cell
  - ROM cells
- Address decoders

### Dynamic RAM 4-Transistor Cell

- 4-transistor cell
- Dynamic charge storage must be refreshed
- Dedicated busses for reading and writing

![](_page_12_Figure_4.jpeg)

[©Hauck]

### Dynamic RAM 3-Transistor Cell

- 3-transistor cell
  - No p-type transistors yield a very compact layout for cell
  - No Vdd connection
  - Sense Amplifier must be able to quickly detect dropping voltage
  - Precharge data\_out' to generate '1' outputs

![](_page_13_Figure_6.jpeg)

[©Hauck]

### Dynamic RAM 3-Transistor Cell: Timing

![](_page_14_Figure_1.jpeg)

Value stored at node X when writing a "1" = V<sub>WR</sub>-V<sub>Tn</sub> [Rab96] p.586 [©Prentice Hall]

### Dynamic RAM 3-Transistor Cell: Layout

![](_page_15_Figure_1.jpeg)

[Rab96] p.586 [©Prentice Hall]

## Dynamic RAM 1-Transistor Cell

- 1-transistor cell
  - Storage capacitor is source of cell transistor
  - Special processing steps to make the storage capacitor large
  - Charge sharing with bus capacitance

$$(C_{cell} << C_{bus})$$

- Extra demand on sense amplifier to detect small changes
- Destructive read (must write immediately)

![](_page_16_Figure_8.jpeg)

# Dynamic RAM 1-Transistor Cell: Timing

![](_page_17_Figure_1.jpeg)

![](_page_17_Figure_2.jpeg)

- Write: Cs is charged/discharged
- Read
  - Voltage swing is small (~250 mV)
  - $\Delta V = V_{BL} V_{PRE} = (V_X V_{PRE}) \cdot Cs / (Cs + C_{BL})$  [Rab9]

[Rab96] p.587 [©Prentice Hall]

### Dynamic RAM 1-Transistor Cell: Observations

- DRAM memory cell is single-ended
- Read operation is destructive
- Unlike 3T cell, 1T cell requires presence of an extra capacitance that must be explicitly included in the design
  - Polysilicon-diffusion plate capacitor
  - Trench or stacked capacitor
- When writing a "1" into a DRAM cell, a threshold voltage is lost
  - Set WL to a higher value than Vdd

### Dynamic RAM 1-Transistor Cell: Layout

![](_page_19_Figure_1.jpeg)

### Dynamic RAM 1-Transistor Cell: Layout

![](_page_20_Picture_1.jpeg)

## Dynamic RAM 1-Transistor Cell: Layout

![](_page_21_Figure_1.jpeg)

# RAM Cells: Summary

- Static
  - Fastest (no refresh)
  - Simple design
  - Right solution for small memory arrays such as register files
- Dynamic
  - Densest: 1T is best and is the way to go for large memory arrays
  - Built-in circuitry to step through cells and refresh (can do more than one word at a time)
  - Sense amplifier needed for fast read operation

![](_page_22_Picture_9.jpeg)

#### Multi-Port RAM Cells

![](_page_23_Figure_1.jpeg)

- Idea: add more input and output transistors
- Can be applied to all variants
  - Usually not done for 1T cells

[©Hauck]

# Multi-Port RAM Cells Array

- 7 words deep,
  2 wide words,
  dual port mem
- To read from word j and write "d<sub>1</sub>d<sub>0</sub>" to word k simultaneously:
  - Set SA<sub>j</sub>=1, and all other SA's=0
  - Set SB<sub>k</sub>=1, and all other SB's=0
  - Sense the values on bus\_A0 and bus\_A1
  - Write d<sub>1</sub>d<sub>0</sub> to bus\_B0 and bus\_B1

![](_page_24_Figure_7.jpeg)

# Outline

- Memory interface
- Memory cells
  - Static memory cell
  - Dynamic memory cell
  - ROM cells
- Address decoders

### Read Only Memory (ROM) Cells: MOS NOR

- To store constants data or invariant code
- Popular for control implementation
  - Store program or state machine
- Programmable logic array structure
- Can be precharged or pseudo-nMos

![](_page_26_Figure_6.jpeg)

[©Hauck]

### ROM Cell: MOS NOR Layout

![](_page_27_Figure_1.jpeg)

- Only 1 layer (metal-to-diffusion contact mask) is used to program memory array
- Programming of the memory can be delayed to one of last process steps

### ROM Cell: MOS NOR Alternative Layout

![](_page_28_Figure_1.jpeg)

Threshold raising implants disable transistors

#### ROM Cell: MOS NAND

![](_page_29_Figure_1.jpeg)

All word lines high by default with exception of selected row [©Prentice Hall]

# ROM Cell: MOS NAND: Layout

![](_page_30_Figure_1.jpeg)

- No contact to Vdd or GND necessary
   →drastically reduced cell size
- Loss in performance compared to NOR ROM

Why?

# **ROM Cells: Summary**

- Mask programmability
- Precharged vs. pseudo-nMos
- NAND cell, NOR cell
  - Area
  - Speed
- Other types: EEPROM, etc.

# Outline

- Memory interface
- Memory cells
  - Static memory cell
  - Dynamic memory cell
  - ROM cells
- Address decoders

#### Memory Cell Array Interface: Example

- Memory parameters:
  - ➤ 16-bit wide
  - ➤ 1024-word deep
- Accessing word 9

> Address = 0000001001<sub>2</sub>

![](_page_33_Figure_6.jpeg)

# Memory Cell Array Layout

- Memory performance (speed)
  - Storage cell speed (read, write)
  - Data bus capacitance
  - Periphery: address decoders, sense amplifiers, buffers
- Memory area
  - Cell array layout
- How to layout the cells array?
  - Linear is bad:
    - o Long data busses → large capacity
    - o A lot of cells connected to data bus
    - Decoder will have a lot of logic levels

![](_page_34_Figure_12.jpeg)

#### Memory Cell Array Layout (cont.)

- Group the M words into M/L rows, each containing L words
- Benefits?

![](_page_35_Figure_3.jpeg)

#### Memory Cell Array Access Example

- word=16-bit wide(N), row=8 words(L), address=10 bits (k)
- Accessing word 9= 0000001001<sub>2</sub>

![](_page_36_Figure_3.jpeg)

#### Hierarchical Memory Structure

- Taking the idea one step further
  - Shorter wires within each block
  - Enable only one block addr decoder → power savings

![](_page_37_Figure_4.jpeg)

### Decreasing Word Line Delay

- Word line delay comes into play!
  - We used to have long busses, made 2D array → shorter busses
  - But, longer word lines!
- How to decrease the delay on the word lines?
  - Break the word line by inserting buffers
  - Place the decoder in the middle

![](_page_38_Figure_7.jpeg)

#### Decreasing Word Line Delay (cont.)

- Place the decoder in the middle
- Add buffers to outputs of decoder

![](_page_39_Figure_3.jpeg)

[©Hauck]

#### **Row Decoder Implementation**

- Collection of 2<sup>k</sup> high fan-in (k inputs) logic gates
- Regular and dense structure
- N(AND) decoder

$$\mathsf{WL}_0 = \overline{\mathsf{A}}_0.\overline{\mathsf{A}}_1.\overline{\mathsf{A}}_2.\overline{\mathsf{A}}_3.\overline{\mathsf{A}}_4.\overline{\mathsf{A}}_5.\overline{\mathsf{A}}_6.\overline{\mathsf{A}}_7.\overline{\mathsf{A}}_8.\overline{\mathsf{A}}_9$$

$$WL_{511} = A_0.A_1.A_2.A_3.A_4.A_5.A_6.A_7.A_8.A_9$$

• NOR decoder

$$WL_0 = \overline{A_0 + A_1 + A_2 + A_3 + A_4 + A_5 + A_6 + A_7 + A_8 + A_9}$$

$$WL_{511} = \overline{A_0} + \overline{A_1} + \overline{A_2} + \overline{A_3} + \overline{A_4} + \overline{A_5} + \overline{A_6} + \overline{A_7} + \overline{A_8} + \overline{A_9}$$

#### Row Decoder Implementation (cont.)

![](_page_41_Figure_1.jpeg)

Decoder

 $A_0 \quad A_0 \quad A_1$  $A_1$ 2-to-4 MOS Dynamic NAND Decoder

÷

÷

[©Prentice Hall]

 $WL_3$ 

 $WL_2$ 

 $WL_1$ 

 $WL_0$ 

Φ

#### Row Decoder Implementation (cont.)

![](_page_42_Figure_1.jpeg)

Splitting decoder into two or more logic layers produces a faster and cheaper implementation

# Column Multiplexers: Tree-Based Decoder

- Route many inputs to a single output
  - Inputs come from different words, same bit position
- Series transistors are slow
  - On the critical path too
- Area?
  - One-bit very small, but have to repeat the "decoding" for all bit positions.

![](_page_43_Figure_7.jpeg)

# Column Multiplexers: Faster Implementation

- Decode address into one-hot signals
- Each bit passes through single n-device or pass gate
- Column decoding done in parallel w/ row decoding

![](_page_44_Figure_4.jpeg)

# Outline

- Memory interface
- Memory cells
  - Static memory cell
  - Dynamic memory cell
  - ROM cells
- Address decoders
- Content addressable memory (CAM)
- Non volatile memory cells

### Content Addressable Memory (CAM)

- Instead of address, provide data  $\rightarrow$  find a match
  - Applications: cache, physical particle collider
- Needs "Encoder":
  - Inverse function of decoder
  - Take a one-hot collection of signals and encode them

[©Hauck]

![](_page_46_Figure_6.jpeg)

### Content Addressable Memory Cell

- Read and write like normal 6T memory cell
- Match signal is precharged to 1, pulled to 0 if no match
  - Send data on bit' and data' on bit for matching
  - Match remains 1 iff all bits in word match

![](_page_47_Figure_5.jpeg)

[©Hauck]

#### Encoders

![](_page_48_Figure_1.jpeg)

#### Content Addressable Memory (CAM)

- Writing is done as normal SRAM
  - Address decoder needed
  - Drive row select
- 1/2 n log n transistors on the address lines (in encoder)

# Outline

![](_page_50_Figure_1.jpeg)

Non volatile memory cells

# Non-Volatile Memory Cells

- Programmable after fabrication
- Keep their configuration even after the supply voltage is disconnected
- Basic idea:
  - Use a floating strip of polysilicon between the substrate and the gate
  - Put charges on the floating gate
  - Increase threshold voltage → disable the device
- Different types based on the erasure method

#### Floating-Gate Transistor (FAMOS)

![](_page_52_Figure_1.jpeg)

(a) Device cross-section (b) Schematic symbol

#### Floating-Gate Transistor: Programming

![](_page_53_Figure_1.jpeg)

Avalanche injection.

Removing programming voltage leaves charges trapped

Programming results in higher V<sub>T</sub>

#### FLOTOX EEPROM

![](_page_54_Figure_1.jpeg)

I-V characteristics

![](_page_54_Figure_4.jpeg)

[©Prentice Hall]

#### FLASH EEPROM

![](_page_55_Figure_1.jpeg)

#### **Cross-Section of NVM Cells**

![](_page_56_Picture_1.jpeg)

**Courtesy Intel** 

#### Characteristics of Some NVM Cells

	EPROM [Tomita91]	EEPROM [Terada89, Pashley89]	Flash EEPROM [Jinbo92]
Memory size	16 Mbit (0.6 μm)	1 Mbit (0.8 μm)	16 Mbit (0.6 μm)
Chip size	7.18 x 17.39 mm <sup>2</sup>	11.8 x 7.7 mm <sup>2</sup>	6.3 x 18.5 mm <sup>2</sup>
Cell size	$3.8 \ \mu m^2$	$30 \ \mu m^2$	$3.4 \ \mu m^2$
Access time	62 nsec	120 nsec	58 nsec
Erasure time	minutes	N.A.	4 sec
Programming time/word	5 μsec	8 msec/word, 4 sec /chip	5 μsec
Erase/Write cycles [Pashley89]	100	10 <sup>5</sup>	10 <sup>3</sup> -10 <sup>5</sup>