









• To be a good ohmic contact, the M-S contact needs to have low R_c & R.

 \therefore A very low ϕ_B is necessary for a M-S contact in which thermionic emission dominates current transport.

But, in practice, the barrier height ϕ_B is usually pinned at certain values and can not be controlled arbitrarily.

 \therefore Seeking the metal materials with very low $\phi_{\rm B}$ to form ohmic contact is an impractical approach.

• The effective approach to form ohmic contact is to use "tunneling (穿隧)" instead of "thermionic emission" as the current transport mechanism.



- \Rightarrow Very narrow barrier width.
- ⇒ **Tunneling** (穿隧) current dominates.



The specific contact resistance is

$$R_{C} \sim \exp\left(\frac{C_{2}\phi_{Bn}}{\sqrt{N_{D}}}\right) = \exp\left(\frac{4\sqrt{m_{n}\varepsilon_{s}}}{\sqrt{N_{D}}}\frac{\phi_{Bn}}{\hbar}\right). \quad \propto \quad \exp(\phi_{Bn}/N_{D})^{1/2}$$

18, jswu

MOS Capacitor

- ◆ MOS = Metal-Oxide-Semiconductor (金氧半)
- The MOS capacitor is very important!
 - -- study of semiconductor surfaces.
 - -- heart of MOSFET (metal-oxide-semiconductor field-effect transistor).
 - -- a storage capacitor in IC.
- -- the basic building block for CCD.



Fig. (a) Perspective view of a metal-oxide-semiconductor (MOS) capacitor. (b) Cross-section of a Si MOS capacitor.



19, jswu

Ideal MOS Capacitor

An ideal MOS is defined as follows:

- a) *Flat-band condition* (平帶狀態) at V=0, i.e., $q\phi_{ms} \equiv q\phi_{m} q\phi_{s} = 0$
- b) The only charges which exist under bias are:
 - charges in the semiconductor, and
 - charges equal but with opposite sign on the metal surface adjacent to the oxide.
- c) Infinite oxide resistivity: no carrier transport through the oxide under DC bias.



Fig. Energy band diagram of an <u>ideal</u> MOS capacitor at V = 0.

21, jswu

- ◆ *Threshold voltage* (臨界電壓) or *Turn-on voltage* (起始電壓), V_T ≡ Applied gate voltage V_G at the onset of strong inversion
- ♦ We have





Fig. Energy-band diagrams for ideal MIS capacitors under different bias, for the conditions of: (a) <u>accumulation</u>, (b) <u>depletion</u>, and (c) <u>inversion</u>. Top/bottom figures are for *p*-type/*n*-type semiconductor substrates.



(*a*) Energy band diagram of an isolated metal and an isolated semiconductor with an oxide layer between them. (*b*) Energy band diagram of an MOS capacitor in thermal equilibrium.





Injection of Hot Carriers (熱載子) from Si to SiO₂



- ◆ If a region of sufficiently high electric field is located near the Si-SiO₂ interface, some electrons or holes in the region can gain enough kinetic energy from the electric field to surmount (越過) the interface barrier and enter the SiO₂ layer.
- ◆ Injection from Si into SiO₂ is , in general, much more likely for hot electrons than for hot holes because
 - 1) electrons gain energy from the electric field much more readily than holes due to their smaller effective mass, and
 - 2) The Si-SiO₂ interface energy barrier is smaller for electrons (~3.1 eV) than for holes (~4.6 eV).



Electrons

Dielectric Breakdown (介電崩潰)

3 stages of the tunneling current in a modern thin-oxide MOS device:

- Defect generation (缺陷產生) or Stress-induced leakage current (應力引致漏電流) (1)
- 2 Soft breakdown (軟崩潰).

(3) Successive breakdown (接續崩潰) or Progressive breakdown (循序崩潰)



◆ Two measures to quantify reliability:

- 1) *Time to breakdown* t_{BD} : total stress time until breakdown occurs.
- 2) Charge to breakdown q_{BD}: total charge (integrating the current) passed through the device within t_{BD}.
- t_{BD} and q_{BD} are both functions of applied bias.



Fig. Time to breakdown t_{BD} vs. oxide field for different oxide thicknesses.

field-effect transistor (MOSFET) (金氧半場效電晶體).



- V_G large enough \Rightarrow Surface inversion layer (i.e., conduction channel) is formed.
- Depletion regions are formed:
 - S & D n⁺-p junctions.
 - Depletion layer alongside the inversion channel layer.
- Substrate bias also affects the channel conductance.



Long-channel MOSFET $I_{ds} - V_{ds}$ characteristics (solid curves) for several different values of V_{gs} . The dashed curve shows the trajectory of drain voltage beyond which the current saturates. The dotted curves help to illustrate the parabolic behavior of the characteristics before saturation.





Threshold Voltage (臨界電壓)



 $\bullet~V_{T}$ is one of the most important parameters of MOSFETs.

• Ideal V_T =
$$[2\varepsilon_s q N_A(2\psi_B)]^{\frac{1}{2}}/C_{ox} + 2\psi_B$$

- Practical V_T = Ideal V_T + V_{FB}
 - $\approx 2\psi_{\rm B} + \left[2\epsilon_{\rm s}qN_{\rm A}(\underline{2\psi_{\rm B}-V_{\rm BS}})\right]^{\frac{1}{2}}/C_{\rm ox} + V_{\rm FB}$

 $(V_{BS} \text{ is the substrate bias voltage.})$

where
$$V_{FB} = \phi_{ms} - \frac{(Q_f + Q_m + Q_{ot})}{C_o}$$



45, jswu



Туре	Cross Section	Output Characteristics	Transfer Characteristics
p-Channel Enhancement (Normally Off)	$ \begin{array}{c} \overline{\rho} G \\ I_D \uparrow \overline{\rho} D \\ \hline \\ p^+ n p^+ \end{array} $	$-V_D \xrightarrow{-1}_{-2} 0$ $V_G = -4V \qquad I_D$	$ \begin{array}{c c} & V_G \\ & &$
p-Channel Depletion (Normally On)	$ \begin{array}{c} \stackrel{+}{\longrightarrow} \circ G \\ I_D \uparrow \stackrel{\overline{\circ}}{\rightarrow} D \\ \stackrel{+}{\longrightarrow} \stackrel{-}{\longrightarrow} \stackrel{-}{\longrightarrow} \stackrel{-}{\longrightarrow} \\ p^+ & n & p^+ \\ \hline p \text{-Channel} \end{array} $	$-V_D \xrightarrow{\frac{1}{2}}_{0} 0$ $V_G = -1V \qquad I_D$	$- 0 + V_{Tp}$

Types of MOSFETs





46, jswu

Channel Length Modulation (通道長度調變)



- The drain current of a short-channel MOSFET can still increase slightly beyond the pinch-off or the velocity saturation point, resulting in a non-zero output conductance.
- This arises due to two factors:
 - short-channel effect, which gives V_T to decrease after V_D increases beyond saturation.
 channel length modulation.





Drain current, substrate current, and gate current vs. gate voltage of a MOSFET. L/W

51, jswu



- Charges stored → V_T shifts to $V_{t,high}$ → High-threshold state (高臨界狀態) → Programmed
- Charges erased → V_T returns to $V_{t,low}$ → Low-threshold state (低臨界狀態) → Erased
- \blacklozenge To read out the bit stored in the MOSFET, V_{G} is set between $V_{t,low}$ and $V_{t,high}$



(a) Schematic diagram of a MOSFET nonvolatile memory device. (b) The MOSFET threshold voltage shifts from $V_{t,low}$ to $V_{t,high}$ after electron injection.

• Any bistable device that retains its state when the power supply is disconnected can make a nonvolatile memory cell.

NVM

- ◆ *Programmable read-only memory* (PROM) (可程式唯讀記憶體): memory cells can not be reprogrammed.
- ◆ *Erasable programmable read-only memory* (EPROM) (可抹除可程式唯讀記憶體): memory cells can be erased and reprogrammed.
 - The memory erasure is done by non-electrical means (e.g., exposure to UV light).
- ◆ *Electrically erasable programmable read-only memory* (EEPROM) (電性式可抹除可程式唯 讀記憶體): memory cells can be erased electrically and reprogrammed.
 - Now interchangeably so-called "Flash memory" (快閃記憶體), named due to its fast erasing action.
- The technical considerations of NVM are:
 - 1) Memory speed
 - 2) Memory retention time (記憶存留時間)
 - 3) Memory endurance time (記憶耐受時間)
 - 4) Power dissipation (功率消耗)
 - 5) Power supply voltage
 - 6) Memory cell size
 - 7) Scaling properties of the memory technology

54, jswu

56, jswu

Programming & erasing times due to V_{T} transient (mf







- ◆ Floating-gate devices (浮動閘極元件):
 - (a) FAMOS (floating-gate avalanche-injection MOS).
 - (b) Stacked-gate transistor.



- ◆ Charge-trapping devices (電荷捕陷元件):
 - (c) MNOS (metal-nitride-oxide-silicon) transistor.
 - (d) SONOS (silicon-oxide-nitride-oxide-silicon) transistor.







(d)

Floating-gate devices (浮動開極元件): FAMOS (floating-gate avalanche-injection MOS). Stacked-gate transistor (堆疊閘極電晶體).



- There is a control gate.
- <u>Programming</u> is by *hot electron injection* or *electron tunneling* near the drain region, while <u>erasure</u> is by *electron tunneling* from the floating gate to the source region. (*Next pages for details*)



Schematic diagrams of a stacked-gate nonvolatile memory device. (a) Programming by channel hot electron injection. (b) Erasure by electron tunneling from floating gate to source.

Floating-Gate NVM

Floating-gate devices (浮動閘極元件):

FAMOS (floating-gate avalanche-injection MOS). (浮動閘極累增注入MOS) Stacked-gate transistor.



- FAMOS is one of the earliest successful floating-gate memory products.
- It's typically a pMOSFET, because, for the FAMOS operation, the injection of hot electrons in a pMOSFET is much more efficient than that in an nMOSFET.
- Programming is by <u>avalanche</u> *hot electron injection*, while erasure is by UV light or X-ray as the device has no control gate.
- When the device is programmed, the electrons stored in the floating gate induce an inversion channel of holes, thus making the device conducting.



Schematic of a FAMOS device. The dotted line indicates the boundary of the depletion region.











(a) Programming by channel hot electron injection. (b) Erasure can be accomplished by tunneling electrons from the floating gate to the drain region or to the control gate.



are trapped in the nitride. (b) Erasing: holes tunnel through oxide to neutralize the trapped electrons, and tunneling of trapped electrons.

65, jswu

Charge-trapping devices (電荷捕陷元件):

MNOS (metal-nitride-oxide-silicon) transistor.

SONOS (silicon-oxide-nitride-oxide-silicon) transistor.

- Sometimes called MONOS (metal-oxide-nitride-oxide-silicon) transistor.
- The function of the top blocking layer is to prevent electron injection from the metal to the nitride layer during erase operation.



